Institutionen för systemteknik

Storlek: px
Starta visningen från sidan:

Download "Institutionen för systemteknik"

Transkript

1 Institutionen för systemteknik Department of Electrical Engineering Examensarbete A Continuous-Time ADC and DSP for Smart Dust Examensarbete utfört i Elektroniksystem vid Tekniska högskolan vid Linköpings universitet av Dhurv Chhetri, Venkata Narasimha Manyam LiTH-ISY-EX--11/4436--SE Linköping 2011 Department of Electrical Engineering Linköpings universitet SE Linköping, Sweden Linköpings tekniska högskola Linköpings universitet Linköping

2

3 A Continuous-Time ADC and DSP for Smart Dust Examensarbete utfört i Elektroniksystem vid Tekniska högskolan i Linköping av Dhurv Chhetri, Venkata Narasimha Manyam LiTH-ISY-EX--11/4436--SE Handledare: Examinator: Niklas U Andersson isy, Linköpings universitet J Jacob Wikner isy,linköpings universitet J Jacob Wikner isy, Linköpings universitet Linköping, 31 May, 2011

4

5 Avdelning, Institution Division, Department Division of Electronics Systems Department of Electrical Engineering Linköpings universitet SE Linköping, Sweden Datum Date Språk Language Svenska/Swedish Engelska/English Rapporttyp Report category Licentiatavhandling Examensarbete C-uppsats D-uppsats Övrig rapport ISBN ISRN LiTH-ISY-EX--11/4436--SE Serietitel och serienummer Title of series, numbering ISSN URL för elektronisk version Titel Title A Continuous-Time ADC and DSP for Smart Dust Författare Author Dhurv Chhetri, Venkata Narasimha Manyam Sammanfattning Abstract Recently, smart dust or wireless sensor networks are gaining more attention. These autonomous, ultra-low power sensor-based electronic devices sense and process burst-type environmental variations and pass the data from one node (mote) to another in an ad-hoc network. Subsystems for smart dust are typically the analog interface (AI), analog-todigital converter (ADC), digital signal processor (DSP), digital-to-analog converter (DAC), power management, and transceiver for communication. This thesis project describes an event-driven (ED) digital signal processing system (ADC, DSP and DAC) operating in continuous-time (CT) with smart dust as the target application. The benefits of the CT system compared to its conventional counterpart are lower in-band quantization noise and no requirement of a clock generator and anti-aliasing filter, which makes it suitable for processing burst-type data signals. A clockless EDADC system based on a CT delta modulation (DM) technique is presented. The ADC output is digital data, continuous in time, known as data token. The ADC employs an unbuffered, area efficient, segmented resistor-string (R-string) feedback DAC. A study of different segmented R-string DAC architectures is presented. A comparison in component reduction with prior art shows nearly 87.5% reduction of resistors and switches in the DAC and the D flip-flops in the bidirectional shift registers for an 8-bit ADC, utilizing the proposed segmented DAC architecture. The obtained SNDR for the 3-bit, 4-bit and 8-bit ADC system is db, db and db, respectively, with the band of interest as khz. The CTDSP operates asynchronously and process the data token obtained from the EDADC. A clock-less transversal direct-form finite impulse response (FIR) low-pass filter (LPF) is designed. Systematic top-down test-driven methodology is employed through out the project. Initially, MATLAB models are used to compare the CT systems with the sampled systems. The complete CTDSP system is implemented in Cadence design environment. The thesis has resulted in two conference contributions. One for the 20th European Conference on Circuit Theory and Design, ECCTD 11 and the other for the 19th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 11. We obtained the second-best student paper award at the ECCTD. Nyckelord Keywords smart dust, Event-driven( ED), continuous time(ct), Delta-modulation(DM), segmented register string Digital to analog converter (DAC), digital signal processing (DSP)

6

7 Abstract Recently, smart dust or wireless sensor networks are gaining more attention. These autonomous, ultra-low power sensor-based electronic devices sense and process burst-type environmental variations and pass the data from one node (mote) to another in an ad-hoc network. Subsystems for smart dust are typically the analog interface (AI), analog-to-digital converter (ADC), digital signal processor (DSP), digital-to-analog converter (DAC), power management, and transceiver for communication. This thesis project describes an event-driven (ED) digital signal processing system (ADC, DSP and DAC) operating in continuous-time (CT) with smart dust as the target application. The benefits of the CT system compared to its conventional counterpart are lower in-band quantization noise and no requirement of a clock generator and anti-aliasing filter, which makes it suitable for processing burst-type data signals. A clockless EDADC system based on a CT delta modulation (DM) technique is presented. The ADC output is digital data, continuous in time, known as data token. The ADC employs an unbuffered, area efficient, segmented resistorstring (R-string) feedback DAC. A study of different segmented R-string DAC architectures is presented. A comparison in component reduction with prior art shows nearly 87.5% reduction of resistors and switches in the DAC and the D flipflops in the bidirectional shift registers for an 8-bit ADC, utilizing the proposed segmented DAC architecture. The obtained SNDR for the 3-bit, 4-bit and 8-bit ADC system is db, db and db, respectively, with the band of interest as khz. The CTDSP operates asynchronously and process the data token obtained from the EDADC. A clock-less transversal direct-form finite impulse response (FIR) low-pass filter (LPF) is designed. Systematic top-down test-driven methodology is employed through out the project. Initially, MATLAB models are used to compare the CT systems with the sampled systems. The complete CTDSP system is implemented in Cadence design environment. The thesis has resulted in two conference contributions. One for the 20th European Conference on Circuit Theory and Design, ECCTD 11 and the other for the 19th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 11. We obtained the second-best student paper award at the ECCTD. v

8

9 Acknowledgments First of all, we would like to thank our supervisor and guru, Dr. J Jacob Wikner, for introducing us to the exciting research field of CTDSPs and tutoring us mixedsignal processing systems, in our master s program. We were always inspired by his style and approach. We would like to offer our sincerest gratitude to him for guiding us throughout the thesis with his knowledge and patience and also providing space to think in our own way. It would not have been possible to complete the thesis project work and write the conference papers without his support. One simply could not wish for a better or friendlier supervisor. We are also extremely thankful to Niklas U Andersson for his expert knowlege and supervision. We would like to thank all the professors and Ph.D. students at the division of Electronics Systems, Department of Electrical Engineering, Linköping University, especially to Joakim Alvbrant, for extending some quick support to resolve design issues and challenges related to simulations. We also thank our thesis opponents Sajib Roy and Murad Kabir Nipun for their time and invaluable feedback on the thesis. A very special thanks to all our colleagues in master thesis lab (signal och bild), especially to Sheheryar, Asfandyar and Tanvir, for helpful discussions and suggestions in many practical issues of design and documentation. We would like to thank Mariya Kurchuk, Ph.D. Student, Columbia University for taking time from her busy schedule to reply to our smallest query with great details. We thank all people, who are directly or indirectly involved in the completion of this thesis, whose names that we might have forgotten to mention here. I (Dhurv Chhetri) would also like to thank Sanjiv Bhakhura, Navneet Agarwal, Santosh Joshi, Amit Sundariyal, Rajeev Kharbanda and Chetan Rao for continuous support and inspiration. I (Venkata Narasimha Manyam) would also like to thank Sarath, Suresh, Lokesh and Dinakar for being my friends and inspiring me. Lastly, we would like to show our sincere gratitude towards our beloved parents and family members, who have always believed in us and we thank for their unconditional support, love and affection. vii

10

11 Contents 1 Introduction Smart dust: A brief introduction Smart dust: specification Continuous time processing Thesis organization Conventional versus Event-driven systems Conventional clocked DSP systems Introduction Operational details Sampling, quantization and digital encoding Digital signal processing and reconstruction Advantages Drawbacks Continuous-time or event-driven DSP systems Introduction Operational details Level-crossing quantization technique Processing of CT digital data and reconstruction Advantages Drawbacks Conventional DSP versus CTDSP: A comparison Conclusion Sub module details for the CTDSP systems Event-driven ADC Mid-tread vs mid-rise quantizers Properties of mid-tread quantizers Level-crossing sampling for the CTADC Amplitude quantization in the CTADC Time and frequency domain analysis of the CTADC quantizer Comparison of different ADC architectures Event-driven flash ADC ix

12 x Contents Event-driven delta-modulation ADC Summary of event-driven ADC system CTDSP Comparison of CTDSP FIR filter architectures Event-driven FIR filter with pulse code modulation technique Event-driven FIR filter with delta-modulation technique Design consideration of CTDSP system Transfer function and frequency response of the CTFIR filter Minimum distance between consecutive data tokens Significance of the granularity constraint on system design FIR filter power consumption Summary of CTDSP CTDAC Summary of CTDAC Conclusion Event-driven delta modulation based analog-to-digital converter Introduction to the event-driven DMADC Comparator Asynchronous digital control logic Control logic: Principle of operation Control logic: behavioral model, schematic and test results Control logic behavioral model Test bench for control logic behavioral model Control logic schematic Control logic schematic test results Feedback DAC CTDAC architectures Resistor-string DAC Segmented resistor-string DAC Segmented resistor-string DAC with buffer amplifier Segmented resistor-string DAC with LSB compensation resistor in the MSB string Segmented resistor-string DAC with extra resistor in the MSB string Segmented resistor-string DAC with the shared MSB resistor Feedback DAC: schematic and test results MSB switch resistance compensation technique Test bench and test results for the 3-bit resistorstring DAC

13 Contents xi Test results for the 4-bit 4 4 segmented resistorstring DAC With the LSB compensation resistance With shared MSB resistance Bi-directional shift registers Bi-directional SR for resistor-string DAC: Principle of operation Bi-directional SR for resistor-string DAC: behavior model, schematics and test results Bi-directional SR for segmented resistor-string DAC: Principle of operation Bi-directional SR for segmented resistor-string DAC: behavior model, schematics and test results Conclusion Event-driven digital signal processing Introduction to CT DSP Derivation of coefficients for the low-pass filter Delay taps and delay cells Accumulator/ multiplier block Accumulator/ multiplier block test results Continuous-time adder block Adder timing control logic CT adder block Output flip-flops DSP system integration and results Conclusion Event-driven digital-to-analog converter Output DAC architecture Overall integration of the output DAC Digital delta-modulator or the change detector Output segmented resistor-string DAC Testbench and the test results for output CTDAC Testbench and the test results for the direction logic Digital DM test bench and the test results Output DAC test bench and test results Conclusion CTDSP system: Integration of sub-systems and results CTADC integration Component comparison for different ADC architectures bit-ctadc with the resistor-string feedback DAC bit CTADC with segmented resistor-string DAC bit CTADC with segmented resistor-string DAC Test results for CTADC system

14 xii Contents 7.2 CTDSP system: Overall integration CTDSP system test results bit CTDSP system test results bit CTDSP system test results Conclusion Conclusion and future work 121 Bibliography 125 A Appendix A MATLAB codes 129 A.1 MATLAB code used for calculation of CT quantizer in-band SHDR for varying resolution and harmonics A.2 MATLAB code used for SNDR calculation of ADC for 8-bit system 131 B Appendix B - Verilog-A Codes 133 B.1 Verilog-A code for bi-directional SR B.2 Verilog-A code for one shot sub-module

15 List of Figures 1.1 Block diagram of a typical smart dust mote Block diagram of the conventional clocked DSP system Conventional clocked DSP system with the basic building blocks ADC-DSP-DAC Sampling and quantization in conventional clocked DSP system Sampling, quantization and 3-bit output representation of conventional clocked DSP system Block diagram of the continuous-time DSP system CTDSP system with the basic building blocks CTADC-CTDSP- CTDAC Level-crossing quantization technique in CTDSP system Level-crossing quantization for a faster input signal Block diagram of AI and CTADC Mid-tread vs mid-rise quantizers Input-output characteristic of the 3-bit mid-tread quantizer Level-crossing quantization in the CTADC with 3-bit output representation Input-output waveforms for the 3-bit mid-tread CT quantizer Frequency spectrum of a 3-bit mid-tread CT quantizer Quantization error of a 3-bit mid-tread CT quantizer Frequency spectrum of an 8-bit CT quantizer Frequency spectrum of an 8-bit sampled quantizer In-band SHDR for an 8-bit CT quantizer with a varying input amplitude In-band SHDR improvement for CT quantizer over sampled quantizer with varying ADC resolution In-band SHDR for a CT quantizer with varying ADC resolution and the in-band harmonics Event-driven ADC based on delta modulation technique Event-driven FIR filter with PCM encoding technique Event-driven FIR filter with up-down counter based DM encoding technique An ED FIR filter with accumulator/multiplier based DM encoding technique An event-driven DM ADC The block diagram of asynchronous digital control logic Testbench for control logic block Test results for the behavioral model for the control logic block Test results of the schematic of the control logic block Voltage distribution for V T op (t) and V Bot (t) as obtained with the resistor-string DAC

16 2 Contents 4.7 Block diagram of the bi-directional SR and CTDAC for the case of resistor-string DAC architecture Block diagram of the m n segmented resistor-string DAC with the m and n bits Bi-directional SRs Resistor-string segmented DAC architecture Resistor-string segmented DAC with an isolation buffer Resistor-string segmented DAC with the LSB compensation resistance Resistor-string segmented DAC with an extra resistor in MSB string Resistor-string segmented DAC with the shared resistor in MSB string MSB switch resistance compensation technique in LSB compensation DAC architecture MSB switch resistance compensation technique in shared resistor DAC architecture bit resistor-string DAC schematic bit resistor-string DAC test bench bit resistor-string DAC test results bit 4 4 segmented DAC with compensation resistor test results bit 4 4 segmented DAC with compensation resistor output with offset during MSB transition bit 4 4 segmented DAC with the shared MSB resistor test results Bi-directional SR current and previous output states for resistorstring architecture bit 4 4 bi-directional SR schematic Test-bench used for the simulation of the bi-directional SR Simulation results of the schematic of the bi-directional SR for the case of 4-bit Output states of the two bi-directional SRs for a 4-bit case, when the direction is high Schematic of the bi-directional SR for the case of 8-bit Simulation results of the schematic of the two bi-directional SRs used for the case of 4-bit segmented resistor-string DAC Block diagram of the FIR filter Magnitude response and phase response of the 16 tap transversal FIR filter Delay cell operation Accumulator multiplier block diagram Accumulator/multiplier block test bench Simulation output results of the acc/mul block for the two different cases of RCA addition time and matched delay Block diagram of adder timing control logic CT adder for the final addition CT DSP system integration Simulation results of the DSP, showing few major control signals.. 90

17 Contents Block diagram of the output CTDAC Block diagram of the digital DM Direction logic for the digital DM Output DAC architecture Direction logic test bench Direction logic test results Digital DM test bench with ramp input Digital DM test results with ramp input Digital DM test bench with sinusoidal input Digital DM test result with sinusoidal input Output CTDAC test bench with a sinusoidal input Output CTDAC test results with sinusoidal input Percentage reduction in resistor, switches and the D flip-flop between this work to Schell et al. [5] for different ADC resolutions Schematic of 3-bit ED ADC Testbench for 3-bit ADC Effect of noise in a 3-bit ADC system Simulation results for 3-bit mid-tread ADC with resistor-string feedback DAC bit ADC output with input applied with a DC shift of / Output spectrum for 3-bit system with 100 khz band of interest Simulation results for 4-bit ADC with 4 4 segmented resistor-string feedback DAC bit ADC output with input applied with a DC shift of / Output spectrum for the 4-bit system with 100 khz band of interest bit DAC mismatch simulation results bit ADC output with Verilog-A model of each block Output frequency spectrum of an 8-bit DM ADC with khz input frequency and 220 khz band of interest Block diagram of the overall CTDSP system Transient response of a 3-bit system Output spectrum for 3-bit CTDSP system Transient response of a 3-bit system with a 12 khz input frequency Transient response of the 4-bit system Output spectrum of the 4-bit CTDSP system

18 4 Contents List of Tables 1.1 CTDSP system specification Signal description for the clocked DSP system Signal description for the clocked DSP system with an ADC-DSP- DAC sub-systems Signal description for CT system Signal description for the CTDSP system with the CTADC-CTDSP- CTDAC sub-systems Conventional DSP versus CTDSP: A comparison Test bench parameters for the control logic block Initial delay setting of Inc and Dec pulses for control logic test bench Standard cell library gates used in the control logic schematic bit DAC test bench parameters The transversal FIR low-pass filter specifications The tap coefficients of the sixteen tap transversal FIR low-pass filter Truth table for the output of the direction logic Comparison of the component reduction in this work and Schell et al. [5] Comparison of the components for 3-bit and 4-bit ADC systems Total delay cells required for the 3-bit, 4-bit and 8-bit system Test setup parameters for a 3-bit ADC system Description of the signals present in the ADC system Test setup parameter for the 4-bit ADC system Test setup parameter for an 8-bit ADC system SNDR and ENOB for 3-bit, 4-bit and 8-bit ADC system SNDR, SFDR and ENOB for the 3-bit and 4-bit CTDSP system.. 117

19 Contents 5 Acronyms AI ADC DSP DAC RF CMOS ED CT Analog Interface Analog-to-Digital Converter Digital Signal Processor Digital-to-Analog Converter Radio Frequency Complimentary Metal Oxide Semiconductor Event-Driven Continuous-Time CTADC Continuous-Time Analog-to-Digital Converter CTDAC Continuous-Time Digital-to-Analog Converter CTDSP Continuous-Time Digital Signal Processing DT PCM DM SNR SNDR SHDR SFDR FIR IIR LPF HPF BPF SR MSB LSB CSA Discrete-Time Pulse Code Modulation Delta modulation Signal-to-Noise Ratio Signal-to-Noise and Distortion Ratio Signal-to-Harmonics Distortion Ratio Spurious Free Dynamic Range Finite-Impulse-Response Infinite-Impulse-Response Low Pass Filter High Pass Filter Band Pass Filter Shift Register Most Significant Bit Least Significant Bit Carry Save Adder

20 6 Contents RCA FPGA ASIC CD ENOB Ripple Carry Adder Field-Programmable Gate Array Application-Specific Integrated Circuit Compact Disc Effective Number of Bits

21 Chapter 1 Introduction The target of this project is to study and design a mixed-signal processing system consisting of an Analog-to-Digital Converter (ADC), Digital Signal Processor (DSP) and Digital-to-Analog Converter (DAC), for the smart dust application, in a top-down, test-driven design methodology. The complete system has to be operated in a CT mode without any sampling. The focus is to achieve low power consumption and area, without sacrificing the overall system performance. This chapter provides a brief introduction to the thesis work and describes the context of the project. Section 1.1 presents a brief introduction of the smart dust mote, explaining the blocks targeted to be designed in this project. Section 1.2 presents the specifications of the project. Section 1.3 provides the details about the Continuous-Time (CT) processing and section 1.4 mentions the details about the overall project organization. 1.1 Smart dust: A brief introduction There has been a new phenomenon emerging out in recent past called smart dust also known as motes or wireless sensor networks or swarming. Smart dust is a tiny (size and density of a sand particle), ultra-low-power electronic sensory autonomous device packed with various sensors, intelligence and even wireless communication capability. A typical scenario could be smart dust motes deployed in large numbers to form an ad-hoc network, called as swarm, detects environment variables such as light, temperature, pressure, vibration, magnetic flux density or chemical levels. This network, formed by few tens or even millions of motes, can communicate with neighboring motes and pass on the data collected from one mote to another in a systematic way, which can be collected and processed further [1]. Smart dust can derive the energy necessary for its functioning either from batteries or from the environment itself, or from both. The power consumption of the smart dust decreases with the shrinkage in the size of the mote. It has to be in the order of few microwatts. This imposes a stringent constraint on the design, and has to be addressed by following various low power design techniques. Figure 1.1 shows the block level details of a single autonomous smart dust 7

22 8 Introduction Input/ Control Signal Energy harvest Energy storage Supply regulator Control Input Signal Low-speed Sensor I/F High-speed Sensor I/F Processor Transceiver section Tx Rx Front end Tx/Rx data Figure 1.1: Block diagram of a typical smart dust mote. mote. A typical smart dust module consists of an energy harvester, energy storage, supply regulator, control, high-speed sensor interface, low-speed sensor interface, DSP and radio transceiver section. Energy harvester generates energy from the environment such as solar radiation, wind or even vibration. The generated energy is stored for future usage, using an energy storage element. The available energy is supplied efficiently, in the form of fixed voltages and currents, to the various circuits of the system with the help of the supply regulator. The control circuitry is responsible for the various control mechanisms involved in a mote, which decides the operation of the mote. The sensors collect the environmental variations of interest and convert them to an equivalent electrical signal, analog in nature. The sensory interfaces are required to perform initial signal conditioning and analog to digital conversion of the sensed data. The data is processed digitally using a DSP. DSPs can essentially perform various kinds of operations on the digital signals, such as filtering, domain transformations, compression, encryption, etc. The processed data is reconstructed back to analog equivalent necessary for transmission, using a DAC (not shown in figure). The transceiver section upconverts the baseband signal to Radio Frequency (RF) signals and transmits them. It also receives the RF signals and downconverts them to the baseband singal. This project targets the design of the low speed sensor interface and the DSP, as highlighted in figure Smart dust: specification The following section presents the specification of the CTDSP system, that is finally going to be deployed in the smart dust motes. The major constraint imposed on the system is that all the blocks in the design should be clockless. Further, the system should be implemented in 65 nm advanced Complimentary Metal Oxide

23 1.3 Continuous time processing 9 Semiconductor (CMOS) process. The specifications of the ADC, DAC and the transversal direct-form Finite-Impulse-Response (FIR) Low Pass Filter (LPF) is as shown in table 1.1. Table 1.1: CTDSP system specification. Item parameter Min Typ Max Unit ADC Resolution bits Maximum input signal frequency 20 khz Sampling frequency 44.1 khz Passband edge frequency 5.2 khz LPF Stopband edge frequency 10 khz Passband ripple 1 db Stopband attenuation db DAC Resolution bits Generic Supply voltage 1.2 V Process 65 nm 1.3 Continuous time processing A new emerging field of digital signal processing in CT has been presented by Prof. Yannis Tsividis of Columbia University [2, 3]. It is opposed to the conventional sampled systems where the processing is carried out in discrete time. This CTDSP system processes the data sensed by the analog interface block of the sensor module and produce the output to the RF front-end. As the input data is of burst nature, occurring occasionally, it is highly desirable that the CTDSP system remains idle most of the time and operates only when there is a significant data to process. This is achieved by using level crossing technique, where the ADC operates only if there is a significant variation observed in the input signal. It doesn t produce a sample if there is a long silence or no data available to process. 1.4 Thesis organization The thesis is organized in various chapters as explained below. Chapter 2 presents comparison of CT and conventional DSP system. Advantages and drawbacks of both the systems are described briefly. Chapter 3 provides mathematical treatment, corroborated by MATLAB simulations. The attention is then given to the details of the sub-systems employed in the ED DSP system, ADC, DSP and DAC. Various different architectures are discussed for the three sub-systems and designs suitable for implementation are chosen. Chapter 4, 5 and 6 elaborates the implementation details of each sub-system CTADC, CTDSP and CTDAC, respectively. Detailed descriptions of various ar-

24 10 Introduction chitectures of the sub-blocks with the simulation results at various design stages are shown. Chapter 7 presents the CTDSP system top level simulation results. Chapter 8 presents the future work and conclusions.

25 Chapter 2 Conventional versus Event-driven systems Signal processing is needed to derive the information content present in the sensed real-world signals. The real-world signals are analog in nature, i.e., continuous in time and amplitude. These signals can be processed by using analog or digital signal processing. A mix of both techniques can also be used, which is known as mixed-signal processing [4]. With the advent of digital computers, backed up by large scale integration of the circuits, digital signal processing has revolutionized the world. Conventionally, the digital signal processing is done only in the discretetime, with the help of a sampling clock. Hence, conventional DSP systems are also known as sampled data systems. Recently, it has been experimentally shown by Tsividis et al. [2, 5], that the signal processing in digital domain can also be performed in Continuous-Time (CT) domain. These systems are called as CT or ED DSP systems. In this chapter the basic principle of operation of the conventional clocked and CTDSP systems are presented. The level-crossing quantization technique used in the CT system is briefly explained. The advantages and drawbacks of the two systems are outlined. The chapter is concluded with a comparison of the clocked system to the CT system. The future chapters are based on the motivations and conclusions drawn from the discussions presented in this chapter. 2.1 Conventional clocked DSP systems A conventional DSP system operates with a global reference or clock signal. The input signal, x(t), is sampled-and-quantized at the rising or falling edge of the clock signal for an edge triggered system. The quantized signal is encoded digitally and processed by the subsequent DSP section. The overall system is completely synchronized with respect to the global clock. In the subsequent sections a detailed description of the conventional clocked system is presented. 11

26 12 Conventional versus Event-driven systems clk x(t) Conventional DSP system y s (t) Figure 2.1: Block diagram of the conventional clocked DSP system Introduction to the conventional clocked DSP systems For the clocked DSP systems, the frequency of operation, known as the clock frequency, is limited by the Nyquist criteria or sampling theorem, which states that the sampling rate must be greater than twice the bandwidth of the input signal as given by [4] f s > 2 f b, (2.1) where f s is the sampling frequency and f b is the bandwidth or maximum frequency of the input signal. A simple block diagram of the conventional DSP system is shown in figure 2.1 with the input and output signal description given in table 2.1. As shown in figure 2.2, the conventional clocked DSP system can be further divided into three sub-systems: the ADC, DSP and DAC. The description of the input and output signal is provided in table 2.2. The ADC is the first block of the DSP system, which samples and quantizes the input signal, x(t), followed by encoding to produce the digital binary data, b i (n). This digitized data is provided to the DSP sub-section, which process it based on the defined functionality, like low-pass, high-pass or band-pass filtering, domain transformation, encryption, etc. The digitally processed data, d j (n), from the DSP section is provided to the output DAC, which reconstructs it back to the analog equivalent, y s (t), where the subscript s represents sampled system output. Table 2.1: Signal description for the conventional clocked DSP system as shown in figure 2.1. Signal Description Type (Input/ Output) x(t) Input signal Input clk Global clock signal Input y s (t) Output signal Output

27 2.1 Conventional clocked DSP systems 13 Table 2.2: Signal description for the conventional clocked DSP system with an ADC-DSP-DAC sub-systems as shown in figure 2.2. Signal Description Type (Input/ Output) x(t) Input signal Input clk Global clock signal Input b i (n) ADC out to DSP, Digitally encoded binary signal Intermediate signal (In/out) d j (n) DSP out to DAC, Digitally processed binary signal Intermediate signal (In/out) Y s (t) Output signal Output Operational details of the conventional clocked DSP systems As mentioned in the previous section, the operation of the conventional clocked DSP systems can be classified as sampling and quantization followed by the digitization, processing of the binary data by the DSP and the reconstruction of the digital signal to the analog equivalent by the output DAC. These operations are explained in detail in the following sections Sampling, quantization and digital encoding As shown in Fig. 2.2, the ADC is the first sub-system of the conventional DSP system, which converts the input signal, x(t), to the digital equivalent, b i (n), where n represents the time in the discrete domain. The complete operation can be divided into two steps: Sample-and-hold and quantization, and Digitization. Fig. 2.3(a) presents the sampling operation. The input signal is sampled at regular interval of 1/f s and the samples are held for one cycle. The data samples are quantized to the nearest pre-defined quantization level by the quantizer. This is clk clk clk x(t) b i (n) d j (n) y s (t) ADC DSP DAC Figure 2.2: Conventional clocked DSP system with the basic building blocks ADC- DSP-DAC, each sub-system is controlled through the global clock signal.

28 14 Conventional versus Event-driven systems Quantization levels x(t) Quantization level Sampling Instances Quantization levels x(t) xq(t) Quantization level Sampling Instances ti-1 ti (a) t ti-1 ti (b) t Figure 2.3: Conventional clocked DSP system: (a) sampling (shown by black dots in figure), and (b) quantization (x q (t), also known as amplitude quantization). known as amplitude quantization and is shown in fig. 2.3(b). The quantized data, x q (t), as shown in fig. 2.3(b), is also known as L-ary digital signal, where L is the total number of quantization levels [6]. The L-ary data can be processed directly by the subsequent DSP section, but it is more practical to have binary signal as an input to the DSP section because of the involved simplicity and the ease of processing. Therefore, L-ary, x q (t), is converted to binary signal, b i (n), using the pulse coding technique [6]. Figure 2.4 shows a 3-bit representation b 0, b 1 and b 2 of the quantized signal, x q (t). In general, N-bit system has N-binary output lines. The above discussion is based on the most widely used modulation technique called the pulse code modulation. There are other modulation techniques like differential pulse code modulation, delta modulation, adaptive delta modulation, etc., which can be employed to have different binary output representation. The sampling and quantization generates noise floor in the output spectrum of the signal which is explained next [7 9]. Consider a sinusoidal signal with an input frequency, f b, and sampling frequency, f s. The sampling operation forms the replica s of the input signal at (n f s ± f b ), where n is an integer. This multi-tone signal is passed through the quantizer. The quantizer produces the harmonics of each frequency component along with their inter-modulation components. These harmonics and the inter-modulation terms are spread across the spectrum, including the in-band and hence, resulting in the formation of the quantization noise floor. The Signal-to-Noise Ratio (SNR) due to the noise floor is given by the classical formula [10]: SNR(dB) = 6.02 N , (2.2) where N is the number of bits or resolution of the ADC. As mentioned in section 2.1.1, the minimum clock frequency is limited by the Nyquist theorem. If the sampling criterion, given by equation 2.1, is not met,

29 2.1 Conventional clocked DSP systems 15 x t x q t Quantization level Sampling instances Amplitude t b0 b1 b2 t i-1 t i t Figure 2.4: Conventional clocked DSP system with sampling and quantization and 3-bit digital output representation; b 0, b 1 and b 2. than the higher frequency components will fold back into the band of interest and corrupt the data. This condition is known as spectral-folding or aliasing. A special filter known as an anti-aliasing filter with cutoff frequency half the sampling frequency (f s /2, also known as the folding frequency) is required to band-limit the input signal, before taking the samples. If an anti-aliasing filter is not used, then any data in the region f s /2 ± f x will be corrupted, where f x is overlapping tail of the spectrum above f s /2. Additional techniques are required to recover the corrupted data, which demands for an extra hardware. Note: The practical signals are in general time-limited in nature. It means, that the bandwidth of the signal is infinite (time-limited signals have infinite bandwidth whereas band-limited signals have infinite duration, a practical signal cannot be time-limited and band-limited at the same time [6]). As mentioned above, the sampling results in the formation of the replicas of the original signal and each replica will have tails spread to infinity due to infinite bandwidth. These tails are always folded back to the band of interest, even if the Nyquist criterion is followed Conventional digital signal processing and reconstruction The input to the DSP section is the digitized binary data, b i (n), from the ADC section. Based on the application, the DSP system can be designed to perform the

30 16 Conventional versus Event-driven systems operations like frequency filtering, domain transformations, compression, encryption, etc. The discussion here is based on the filters, which are in general, used to select the frequency band of interest (Low-pass, high-pass, band-pass or band reject). The filter can be Finite-Impulse-Response (FIR) type or Infinite-Impulse- Response (IIR) type, with their transfer function given as [11]: H (z) = k=0 M 1 h [k] z k, (2.3) H (z) = P (z) D (z) = p 0 + p 0 z 1 + p 1 z d 0 z 1 + d 1 z 2 +, (2.4) respectively. The digitally processed data, d j (n), is provided to the output DAC which reconstructs it back to an analog equivalent. There are many different architectures of the DAC which can be used like the binary weighted, thermometercoded, linear-coded, hybrid, etc. Based on the speed and resolution of the system, the circuit level realization of the DAC can be done in the voltage-mode, currentmode or charge-redistribution-mode. Different implementation schemes like the current-steering, charge-redistribution, R-2R ladder, resistor-string or switchedcurrent algorithmic DAC can be employed for the circuit level design of the DAC [12]. These DACs can be further modified as segmented versions to achieve lesser hardware [13]. The clock frequency, f s, in general, are kept same for the ADC, DSP and the DAC section. But it is possible to design multi-rate systems where different blocks operates at different frequency. It can be done by increasing the data rate using an interpolator (frequency up-converter used before the DAC) and bringing it down by the decimator (frequency down-converter used after the ADC and before providing the samples to the DSP) [11, 14]. The ADC and DAC obtained using these techniques are also known as oversampled data converters. The interpolator and decimator blocks are part of the DSP core Advantages of conventional DSP systems Synchronized DSP system implementation is a vast topic with lot of research effort already put into it, since its inception. Few major advantages of the conventional DSP systems are as follows: The main advantage is the ease of designing the system. The sampling clock period is primarily governed by the critical path of the system, which when decided upon can lead to faster implementation of the system. Used in many applications for rapid implementation of complex DSP algorithms, for example, using general purpose DSP processor or even on general purpose processor. Availability of the design tools to synthesize even advanced optimized DSP algorithms on FPGA as well as ASIC designs and automate whole design process of DSP processor.

31 2.1 Conventional clocked DSP systems 17 Since the data available is sampled at particular sampling rate defined by the system, for example, in CD, the audio is sampled at a sampling rate of 44.1 khz, storage and retrieval of data becomes easier and cheaper. Few major drawbacks of the conventional clocked systems are discussed in the next section Drawback of the conventional DSP systems The drawbacks of the conventional DSP systems are as described below: A sampled system requires clock generator, which has a large fan-out, since it has to drive gates of many transistors. Hence, making it costly to implement, both in terms of the area and power consumption. The sampling frequency is decided based on the highest frequency component of the input signal. It is therefore necessary to implement a band-limiting filter, known as an anti-aliasing filter, to avoid aliasing, whose implementation might also be a costly affair. The sampling results in the aliasing of higher frequency terms to the band of interest, even if the Nyquist theorem is followed. The sampling and processing of the data with long silence or no change in the signal results in the wastage of power. This can be mitigated using techniques such as clock gating at the expense of additional hardware. This may decrease dynamic power dissipation, but shall add up to the static power consumption of leakage and obvious area ascension. Hence, conventional DSP system is not apt for applications where signals occur in bursts, with high silence percentage, especially for the wireless sensor motes driven by a small battery, demanding large battery lifetime. The deviation from the precise sample timing instances due to the clock jitter and the clock skew can cripple down the system performance to undesired levels, if not designed properly. The signal to be processed by the smart dust module is of burst nature, which occurs occasionally. The clocked systems, although equipped with many advantages, are not an ideal choice for processing the burst-like signals. The drawbacks listed for the clocked system are more dominating compared to the advantages for the smart dust application. In the next section event-driven CT digital signal processing systems are discussed, which operates on the principle of level-crossing and are very suitable for burst-type data processing.

32 18 Conventional versus Event-driven systems 2.2 Continuous-time or event-driven DSP systems Introduction to the CTDSP systems The CT or event-driven Digital Signal Processor (DSP) systems, as the name suggests, operates in continuous time mode [2, 9]. The input signal, x(t), is processed by the CTDSP system to produce output, y(t). There is no clock involved anywhere in the system. A simple block diagram of a CTDSP system is shown in figure 2.5 with the input and output signal description given in table 2.3. x(t) CTDSP system y(t) Figure 2.5: Block diagram of the continuous-time (CT) DSP system. Table 2.3: Signal description for continuous-time (CT) system as shown in figure 2.5. Signal Description Type (Input/ Output) x(t) CT input signal Input y(t) CT output signal Output Similar to the conventional clocked systems, a CT system can also be divided into three basic sub-systems: the CTADC, CTDSP and CTDAC. As pointed out above, there is no global clock involved anywhere in CTDSP system. Hence, all the three blocks operates in a CT mode and are represented with a prefix CT [7, 15]. Figure 2.6 shows the block diagram of the CTDSP system with the three sub-systems and table 2.4 presents the description of the input and output signals. CTADC is the first block in the CTDSP system which quantizes and digitizes the input signal, x(t), to a CT output, b i (t). Unlike conventional system, the input signal is not sampled before quantization. The CT data is then processed by the CTDSP sub-system to produce digital data, d j (t), which is reconstructed to analog signal, y(t), by the CTDAC block. Note that the time domain is represented in t as it is always continuous in nature. In the next section operational details of the CTDSP system is presented. The level-crossing approach, as used in CT system, is explained and the advantages and drawbacks are described.

33 2.2 Continuous-time or event-driven DSP systems 19 Table 2.4: Signal description for the CTDSP system with the CTADC-CTDSP- CTDAC sub-systems as shown in figure 2.6. Signal Description Type (Input/ Output) x(t) CT input signal Input b i (t) ADC output to DSP, CT digitally encoded binary signal Intermediate signal (In/out) d i (t) DSP output to DAC, CT digitally processed binary signal Intermediate signal (In/out) y(t) CT output signal Output Operational details of the CTDSP system The CTDSP system adopts nonuniform sampling approach, where samples are generated only when the event crosses predefined quantization reference level. The operation of the CTDSP system can be classified as quantization by the CTADC block and the processing of the digital (continuous) data by the CTDSP subsystem. The next section presents the details of these operations CTDSP quantization technique: A level-crossing approach A conventional DSP system adopts uniform quantization technique, where samples are taken and processed at every clock cycle. The maximum frequency of the input signal dictates the minimum possible clock frequency of sample generation. However, it turns out that, for signals with burst-like nature and long period of silence, exhaustive sampling is not required as done in conventional systems. The samples generated either contains no information or repetitive information. Further, additional dynamic power is required for the processing of these samples by the DSP section. A different class of the quantization technique, called a level-crossing sampling scheme, is suggested by Sayiner et al., [16] and further explained by Tsividis in [2, 3, 7]. It is a nonuniform sampling approach, where the samples are generated only when the event crosses the predefined quantization reference level. Since the quantization is based on the event and is continuous in time, it is called as an x(t) b i (t) d j (t) y(t) CTADC CTDSP CTDAC Figure 2.6: CTDAC. CTDSP system with the basic building blocks CTADC-CTDSP-

Master Thesis. Study on a second-order bandpass Σ -modulator for flexible AD-conversion Hanna Svensson. LiTH - ISY - EX -- 08/4064 -- SE

Master Thesis. Study on a second-order bandpass Σ -modulator for flexible AD-conversion Hanna Svensson. LiTH - ISY - EX -- 08/4064 -- SE Master Thesis Study on a second-order bandpass Σ -modulator for flexible AD-conversion Hanna Svensson LiTH - ISY - EX -- 08/4064 -- SE Study on a second-order bandpass Σ -modulator for flexible AD-conversion

Läs mer

Viktig information för transmittrar med option /A1 Gold-Plated Diaphragm

Viktig information för transmittrar med option /A1 Gold-Plated Diaphragm Viktig information för transmittrar med option /A1 Gold-Plated Diaphragm Guldplätering kan aldrig helt stoppa genomträngningen av vätgas, men den får processen att gå långsammare. En tjock guldplätering

Läs mer

Beijer Electronics AB 2000, MA00336A, 2000-12

Beijer Electronics AB 2000, MA00336A, 2000-12 Demonstration driver English Svenska Beijer Electronics AB 2000, MA00336A, 2000-12 Beijer Electronics AB reserves the right to change information in this manual without prior notice. All examples in this

Läs mer

PFC and EMI filtering

PFC and EMI filtering PFC and EMI filtering Alex Snijder Field Application Engineer Wurth Elektronik Nederland B.V. November 2017 EMC Standards Power Factor Correction Conducted emissions Radiated emissions 2 Overview of standard

Läs mer

Styrteknik: Binära tal, talsystem och koder D3:1

Styrteknik: Binära tal, talsystem och koder D3:1 Styrteknik: Binära tal, talsystem och koder D3:1 Digitala kursmoment D1 Boolesk algebra D2 Grundläggande logiska funktioner D3 Binära tal, talsystem och koder Styrteknik :Binära tal, talsystem och koder

Läs mer

Isolda Purchase - EDI

Isolda Purchase - EDI Isolda Purchase - EDI Document v 1.0 1 Table of Contents Table of Contents... 2 1 Introduction... 3 1.1 What is EDI?... 4 1.2 Sending and receiving documents... 4 1.3 File format... 4 1.3.1 XML (language

Läs mer

Module 6: Integrals and applications

Module 6: Integrals and applications Department of Mathematics SF65 Calculus Year 5/6 Module 6: Integrals and applications Sections 6. and 6.5 and Chapter 7 in Calculus by Adams and Essex. Three lectures, two tutorials and one seminar. Important

Läs mer

Isometries of the plane

Isometries of the plane Isometries of the plane Mikael Forsberg August 23, 2011 Abstract Här följer del av ett dokument om Tesselering som jag skrivit för en annan kurs. Denna del handlar om isometrier och innehåller bevis för

Läs mer

Rastercell. Digital Rastrering. AM & FM Raster. Rastercell. AM & FM Raster. Sasan Gooran (VT 2007) Rastrering. Rastercell. Konventionellt, AM

Rastercell. Digital Rastrering. AM & FM Raster. Rastercell. AM & FM Raster. Sasan Gooran (VT 2007) Rastrering. Rastercell. Konventionellt, AM Rastercell Digital Rastrering Hybridraster, Rastervinkel, Rotation av digitala bilder, AM/FM rastrering Sasan Gooran (VT 2007) Önskat mått * 2* rastertätheten = inläsningsupplösning originalets mått 2

Läs mer

RADIATION TEST REPORT. GAMMA: 30.45k, 59.05k, 118.8k/TM1019 Condition D

RADIATION TEST REPORT. GAMMA: 30.45k, 59.05k, 118.8k/TM1019 Condition D RADIATION TEST REPORT PRODUCT: OP47AYQMLL Die Type: 147X FILE: OP47_LDR.xlsx DATE CODE: 95 GAMMA: 3.45k, 59.5k, 118.8k/TM119 Condition D GAMMA SOURCE: Co6 DOSE RATE: 8.6mRad(si)/s FACILITIES: University

Läs mer

Resultat av den utökade första planeringsövningen inför RRC september 2005

Resultat av den utökade första planeringsövningen inför RRC september 2005 Resultat av den utökade första planeringsövningen inför RRC-06 23 september 2005 Resultat av utökad första planeringsövning - Tillägg av ytterligare administrativa deklarationer - Variant (av case 4) med

Läs mer

Semantic and Physical Modeling and Simulation of Multi-Domain Energy Systems: Gas Turbines and Electrical Power Networks

Semantic and Physical Modeling and Simulation of Multi-Domain Energy Systems: Gas Turbines and Electrical Power Networks DEGREE PROJECT IN ELECTRICAL ENGINEERING, SECOND CYCLE, 30 CREDITS STOCKHOLM, SWEDEN 2017 Semantic and Physical Modeling and Simulation of Multi-Domain Energy Systems: Gas Turbines and Electrical Power

Läs mer

Information technology Open Document Format for Office Applications (OpenDocument) v1.0 (ISO/IEC 26300:2006, IDT) SWEDISH STANDARDS INSTITUTE

Information technology Open Document Format for Office Applications (OpenDocument) v1.0 (ISO/IEC 26300:2006, IDT) SWEDISH STANDARDS INSTITUTE SVENSK STANDARD SS-ISO/IEC 26300:2008 Fastställd/Approved: 2008-06-17 Publicerad/Published: 2008-08-04 Utgåva/Edition: 1 Språk/Language: engelska/english ICS: 35.240.30 Information technology Open Document

Läs mer

PowerCell Sweden AB. Ren och effektiv energi överallt där den behövs

PowerCell Sweden AB. Ren och effektiv energi överallt där den behövs PowerCell Sweden AB Ren och effektiv energi överallt där den behövs Requirements of power electronics for fuel cells in electric vehicles Andreas Bodén (Rickard Nilsson) Förstudie: Kravställning på kraftelektronik

Läs mer

Preschool Kindergarten

Preschool Kindergarten Preschool Kindergarten Objectives CCSS Reading: Foundational Skills RF.K.1.D: Recognize and name all upper- and lowercase letters of the alphabet. RF.K.3.A: Demonstrate basic knowledge of one-toone letter-sound

Läs mer

Stiftelsen Allmänna Barnhuset KARLSTADS UNIVERSITET

Stiftelsen Allmänna Barnhuset KARLSTADS UNIVERSITET Stiftelsen Allmänna Barnhuset KARLSTADS UNIVERSITET National Swedish parental studies using the same methodology have been performed in 1980, 2000, 2006 and 2011 (current study). In 1980 and 2000 the studies

Läs mer

Swedish adaptation of ISO TC 211 Quality principles. Erik Stenborg

Swedish adaptation of ISO TC 211 Quality principles. Erik Stenborg Swedish adaptation of ISO TC 211 Quality principles The subject How to use international standards Linguistic differences Cultural differences Historical differences Conditions ISO 19100 series will become

Läs mer

12.6 Heat equation, Wave equation

12.6 Heat equation, Wave equation 12.6 Heat equation, 12.2-3 Wave equation Eugenia Malinnikova, NTNU September 26, 2017 1 Heat equation in higher dimensions The heat equation in higher dimensions (two or three) is u t ( = c 2 2 ) u x 2

Läs mer

Nya driftförutsättningar för Svensk kärnkraft. Kjell Ringdahl EON Kärnkraft Sverige AB

Nya driftförutsättningar för Svensk kärnkraft. Kjell Ringdahl EON Kärnkraft Sverige AB Nya driftförutsättningar för Svensk kärnkraft Kjell Ringdahl EON Kärnkraft Sverige AB Innehåll 1.Förändringar i det Svenska energisystemet 2.Nuvarande förutsättningar 3.Internationella studier/erfarenheter

Läs mer

Grafisk teknik IMCDP. Sasan Gooran (HT 2006) Assumptions:

Grafisk teknik IMCDP. Sasan Gooran (HT 2006) Assumptions: Grafisk teknik Sasan Gooran (HT 2006) Iterative Method Controlling Dot Placement (IMCDP) Assumptions: The original continuous-tone image is scaled between 0 and 1 0 and 1 represent white and black respectively

Läs mer

Grafisk teknik IMCDP IMCDP IMCDP. IMCDP(filter) Sasan Gooran (HT 2006) Assumptions:

Grafisk teknik IMCDP IMCDP IMCDP. IMCDP(filter) Sasan Gooran (HT 2006) Assumptions: IMCDP Grafisk teknik The impact of the placed dot is fed back to the original image by a filter Original Image Binary Image Sasan Gooran (HT 2006) The next dot is placed where the modified image has its

Läs mer

F ξ (x) = f(y, x)dydx = 1. We say that a random variable ξ has a distribution F (x), if. F (x) =

F ξ (x) = f(y, x)dydx = 1. We say that a random variable ξ has a distribution F (x), if. F (x) = Problems for the Basic Course in Probability (Fall 00) Discrete Probability. Die A has 4 red and white faces, whereas die B has red and 4 white faces. A fair coin is flipped once. If it lands on heads,

Läs mer

Gradientbaserad Optimering,

Gradientbaserad Optimering, Gradientbaserad Optimering, Produktfamiljer och Trinitas Hur att sätta upp ett optimeringsproblem? Vad är lämpliga designvariabler x? Tjockleksvariabler (sizing) Tvärsnittsarean hos stänger Längdmått hos

Läs mer

Schenker Privpak AB Telefon VAT Nr. SE Schenker ABs ansvarsbestämmelser, identiska med Box 905 Faxnr Säte: Borås

Schenker Privpak AB Telefon VAT Nr. SE Schenker ABs ansvarsbestämmelser, identiska med Box 905 Faxnr Säte: Borås Schenker Privpak AB Interface documentation for web service packageservices.asmx 2012-09-01 Version: 1.0.0 Doc. no.: I04304b Sida 2 av 7 Revision history Datum Version Sign. Kommentar 2012-09-01 1.0.0

Läs mer

District Application for Partnership

District Application for Partnership ESC Region Texas Regional Collaboratives in Math and Science District Application for Partnership 2013-2014 Applying for (check all that apply) Math Science District Name: District Contacts Name E-mail

Läs mer

Chapter 2: Random Variables

Chapter 2: Random Variables Chapter 2: Random Variables Experiment: Procedure + Observations Observation is an outcome Assign a number to each outcome: Random variable 1 Three ways to get an rv: Random Variables The rv is the observation

Läs mer

D-RAIL AB. All Rights Reserved.

D-RAIL AB. All Rights Reserved. 2 3 4 5 6 Photo: Svante Fält 7 8 9 ägare ägare /förvaltare huvudman mätning operatör DATA underhållare underhållare 9 The hardware 10 SENSORS: Cutting edge technology designed for minimum maintenance and

Läs mer

Robust och energieffektiv styrning av tågtrafik

Robust och energieffektiv styrning av tågtrafik 1 Robust och energieffektiv styrning av tågtrafik - CATO - Forskning inom OnTime - Vidareutveckling och möjligheter KAJT, temadag om punktlighet 2014-11-13 Tomas Lidén Transrail Sweden AB Dagens trafikledning

Läs mer

Institutionen för systemteknik

Institutionen för systemteknik Institutionen för systemteknik Department of Electrical Engineering Examensarbete Design and Implementation of a Digitally Compensated N-Bit C-xC SAR ADC Model Optimization of an Eight-Bit C-xC SAR ADC

Läs mer

Grafisk teknik. Sasan Gooran (HT 2006)

Grafisk teknik. Sasan Gooran (HT 2006) Grafisk teknik Sasan Gooran (HT 2006) Iterative Method Controlling Dot Placement (IMCDP) Assumptions: The original continuous-tone image is scaled between 0 and 1 0 and 1 represent white and black respectively

Läs mer

Mönster. Ulf Cederling Växjö University Ulf.Cederling@msi.vxu.se http://www.msi.vxu.se/~ulfce. Slide 1

Mönster. Ulf Cederling Växjö University Ulf.Cederling@msi.vxu.se http://www.msi.vxu.se/~ulfce. Slide 1 Mönster Ulf Cederling Växjö University UlfCederling@msivxuse http://wwwmsivxuse/~ulfce Slide 1 Beskrivningsmall Beskrivningsmallen är inspirerad av den som användes på AG Communication Systems (AGCS) Linda

Läs mer

Datasäkerhet och integritet

Datasäkerhet och integritet Chapter 4 module A Networking Concepts OSI-modellen TCP/IP This module is a refresher on networking concepts, which are important in information security A Simple Home Network 2 Unshielded Twisted Pair

Läs mer

SVENSK STANDARD SS-ISO :2010/Amd 1:2010

SVENSK STANDARD SS-ISO :2010/Amd 1:2010 SVENSK STANDARD SS-ISO 14839-1:2010/Amd 1:2010 Fastställd/Approved: 2010-11-08 Publicerad/Published: 2010-11-30 Utgåva/Edition: 1 Språk/Language: engelska/english ICS: 01.040.17; 17.160 Vibration och stöt

Läs mer

FORSKNINGSKOMMUNIKATION OCH PUBLICERINGS- MÖNSTER INOM UTBILDNINGSVETENSKAP

FORSKNINGSKOMMUNIKATION OCH PUBLICERINGS- MÖNSTER INOM UTBILDNINGSVETENSKAP FORSKNINGSKOMMUNIKATION OCH PUBLICERINGS- MÖNSTER INOM UTBILDNINGSVETENSKAP En studie av svensk utbildningsvetenskaplig forskning vid tre lärosäten VETENSKAPSRÅDETS RAPPORTSERIE 10:2010 Forskningskommunikation

Läs mer

DE TRE UTMANINGARNA..

DE TRE UTMANINGARNA.. DE TRE UTMANINGARNA.. SYSTEM MATERIAL PROCESSER PROTOTYP UTVECKLING SERIE UTVECKLINGSFASER NY LEVERANTÖR System Process AS9100 NadCap Geometri Legering In718/ Ti Rf/ Al Standard ISO9000 TID RESAN MOT MÅLET

Läs mer

DVG C01 TENTAMEN I PROGRAMSPRÅK PROGRAMMING LANGUAGES EXAMINATION :15-13: 15

DVG C01 TENTAMEN I PROGRAMSPRÅK PROGRAMMING LANGUAGES EXAMINATION :15-13: 15 DVG C01 TENTAMEN I PROGRAMSPRÅK PROGRAMMING LANGUAGES EXAMINATION 120607 08:15-13: 15 Ansvarig Lärare: Donald F. Ross Hjälpmedel: Bilaga A: BNF-definition En ordbok: studentenshemspråk engelska Betygsgräns:

Läs mer

Materialplanering och styrning på grundnivå. 7,5 högskolepoäng

Materialplanering och styrning på grundnivå. 7,5 högskolepoäng Materialplanering och styrning på grundnivå Provmoment: Ladokkod: Tentamen ges för: Skriftlig tentamen TI6612 Af3-Ma, Al3, Log3,IBE3 7,5 högskolepoäng Namn: (Ifylles av student) Personnummer: (Ifylles

Läs mer

EBBA2 European Breeding Bird Atlas

EBBA2 European Breeding Bird Atlas Methodology Sergi Herrando, Verena Keller, Petr Voříšek et al. objectives 1. To document breeding evidence for all bird species at a resolution of 50x50 km 2. To estimate abundance for all bird species

Läs mer

This exam consists of four problems. The maximum sum of points is 20. The marks 3, 4 and 5 require a minimum

This exam consists of four problems. The maximum sum of points is 20. The marks 3, 4 and 5 require a minimum Examiner Linus Carlsson 016-01-07 3 hours In English Exam (TEN) Probability theory and statistical inference MAA137 Aids: Collection of Formulas, Concepts and Tables Pocket calculator This exam consists

Läs mer

Om oss DET PERFEKTA KOMPLEMENTET THE PERFECT COMPLETION 04 EN BINZ ÄR PRECIS SÅ BRA SOM DU FÖRVÄNTAR DIG A BINZ IS JUST AS GOOD AS YOU THINK 05

Om oss DET PERFEKTA KOMPLEMENTET THE PERFECT COMPLETION 04 EN BINZ ÄR PRECIS SÅ BRA SOM DU FÖRVÄNTAR DIG A BINZ IS JUST AS GOOD AS YOU THINK 05 Om oss Vi på Binz är glada att du är intresserad av vårt support-system för begravningsbilar. Sedan mer än 75 år tillverkar vi specialfordon i Lorch för de flesta olika användningsändamål, och detta enligt

Läs mer

Examensarbete Introduk)on - Slutsatser Anne Håkansson annehak@kth.se Studierektor Examensarbeten ICT-skolan, KTH

Examensarbete Introduk)on - Slutsatser Anne Håkansson annehak@kth.se Studierektor Examensarbeten ICT-skolan, KTH Examensarbete Introduk)on - Slutsatser Anne Håkansson annehak@kth.se Studierektor Examensarbeten ICT-skolan, KTH 2016 Anne Håkansson All rights reserved. Svårt Harmonisera -> Introduktion, delar: Fråga/

Läs mer

SOLAR LIGHT SOLUTION. Giving you the advantages of sunshine. Ningbo Green Light Energy Technology Co., Ltd.

SOLAR LIGHT SOLUTION. Giving you the advantages of sunshine. Ningbo Green Light Energy Technology Co., Ltd. 2017 SOLAR LIGHT SOLUTION Address:No.5,XingYeMiddleRoad,NingboFreeTradeZone,China Tel:+86-574-86812925 Fax:+86-574-86812905 Giving you the advantages of sunshine SalesServiceE-mail:sales@glenergy.cn Tech.ServiceE-mail:service@glenergy.cn

Läs mer

FORTA M315. Installation. 218 mm.

FORTA M315. Installation. 218 mm. 1 Installation 2 1 2 1 218 mm. 1 2 4 5 6 7 8 9 2 G, G0= Max 100 m 1.5 mm² (AWG 15) X1, MX, Y, VH, VC = Max 200 m 0.5 mm² (AWG 20) Y X1 MX VH VC G1 G0 G 0 V 24 V~ IN 0-10 0-5, 2-6 60 s OP O 1 2 4 5 6 7

Läs mer

Support Manual HoistLocatel Electronic Locks

Support Manual HoistLocatel Electronic Locks Support Manual HoistLocatel Electronic Locks 1. S70, Create a Terminating Card for Cards Terminating Card 2. Select the card you want to block, look among Card No. Then click on the single arrow pointing

Läs mer

Module 1: Functions, Limits, Continuity

Module 1: Functions, Limits, Continuity Department of mathematics SF1625 Calculus 1 Year 2015/2016 Module 1: Functions, Limits, Continuity This module includes Chapter P and 1 from Calculus by Adams and Essex and is taught in three lectures,

Läs mer

För att justera TX finns det ett tool med namnet MMDVMCal. t.ex. /home/pi/applications/mmdvmcal/mmdvmcal /dev/ttyacm0

För att justera TX finns det ett tool med namnet MMDVMCal. t.ex. /home/pi/applications/mmdvmcal/mmdvmcal /dev/ttyacm0 Justering av repeater med MMDVM-Modem På det senaste har det varit många frågor kring hur man justerar en repeater med ett MMDVM- Modem. Da det inte finns mycket dokumentation kring hur man justerar ett

Läs mer

The Municipality of Ystad

The Municipality of Ystad The Municipality of Ystad Coastal management in a local perspective TLC The Living Coast - Project seminar 26-28 nov Mona Ohlsson Project manager Climate and Environment The Municipality of Ystad Area:

Läs mer

Ett hållbart boende A sustainable living. Mikael Hassel. Handledare/ Supervisor. Examiner. Katarina Lundeberg/Fredric Benesch

Ett hållbart boende A sustainable living. Mikael Hassel. Handledare/ Supervisor. Examiner. Katarina Lundeberg/Fredric Benesch Ett hållbart boende A sustainable living Mikael Hassel Handledare/ Supervisor Examinator/ Examiner atarina Lundeberg/redric Benesch Jes us Azpeitia Examensarbete inom arkitektur, grundnivå 15 hp Degree

Läs mer

Surfaces for sports areas Determination of vertical deformation. Golvmaterial Sportbeläggningar Bestämning av vertikal deformation

Surfaces for sports areas Determination of vertical deformation. Golvmaterial Sportbeläggningar Bestämning av vertikal deformation SVENSK STANDARD SS-EN 14809:2005/AC:2007 Fastställd/Approved: 2007-11-05 Publicerad/Published: 2007-12-03 Utgåva/Edition: 1 Språk/Language: engelska/english ICS: 97.220.10 Golvmaterial Sportbeläggningar

Läs mer

SAMMANFATTNING AV SUMMARY OF

SAMMANFATTNING AV SUMMARY OF Detta dokument är en enkel sammanfattning i syfte att ge en första orientering av investeringsvillkoren. Fullständiga villkor erhålles genom att registera sin e- postadress på ansökningssidan för FastForward

Läs mer

Goals for third cycle studies according to the Higher Education Ordinance of Sweden (Sw. "Högskoleförordningen")

Goals for third cycle studies according to the Higher Education Ordinance of Sweden (Sw. Högskoleförordningen) Goals for third cycle studies according to the Higher Education Ordinance of Sweden (Sw. "Högskoleförordningen") 1 1. Mål för doktorsexamen 1. Goals for doctoral exam Kunskap och förståelse visa brett

Läs mer

Manhour analys EASA STI #17214

Manhour analys EASA STI #17214 Manhour analys EASA STI #17214 Presentatör Johan Brunnberg, Flygteknisk Inspektör & Del-M Koordinator Sjö- och luftfartsavdelningen Operatörsenheten Sektionen för teknisk operation 1 Innehåll Anmärkningen

Läs mer

Installation Instructions

Installation Instructions Installation Instructions (Cat. No. 1794-IE8 Series B) This module mounts on a 1794 terminal base unit. 1. Rotate keyswitch (1) on terminal base unit (2) clockwise to position 3 as required for this type

Läs mer

Projektmodell med kunskapshantering anpassad för Svenska Mässan Koncernen

Projektmodell med kunskapshantering anpassad för Svenska Mässan Koncernen Examensarbete Projektmodell med kunskapshantering anpassad för Svenska Mässan Koncernen Malin Carlström, Sandra Mårtensson 2010-05-21 Ämne: Informationslogistik Nivå: Kandidat Kurskod: 2IL00E Projektmodell

Läs mer

ASSESSMENT AND REMEDIATION FOR CHILDREN WITH SPECIAL EDUCATIONAL NEEDS:

ASSESSMENT AND REMEDIATION FOR CHILDREN WITH SPECIAL EDUCATIONAL NEEDS: ASSESSMENT AND REMEDIATION FOR CHILDREN WITH SPECIAL EDUCATIONAL NEEDS: THE ROLE OF WORKING MEMORY, COMPLEX EXECUTIVE FUNCTION AND METACOGNITIVE STRATEGY TRAINING Avdelningen för psykologi Mittuniversitetet

Läs mer

Alias 1.0 Rollbaserad inloggning

Alias 1.0 Rollbaserad inloggning Alias 1.0 Rollbaserad inloggning Alias 1.0 Rollbaserad inloggning Magnus Bergqvist Tekniskt Säljstöd Magnus.Bergqvist@msb.se 072-502 09 56 Alias 1.0 Rollbaserad inloggning Funktionen Förutsättningar Funktionen

Läs mer

SWESIAQ Swedish Chapter of International Society of Indoor Air Quality and Climate

SWESIAQ Swedish Chapter of International Society of Indoor Air Quality and Climate Swedish Chapter of International Society of Indoor Air Quality and Climate Aneta Wierzbicka Swedish Chapter of International Society of Indoor Air Quality and Climate Independent and non-profit Swedish

Läs mer

Uttagning för D21E och H21E

Uttagning för D21E och H21E Uttagning för D21E och H21E Anmälan till seniorelitklasserna vid O-Ringen i Kolmården 2019 är öppen fram till och med fredag 19 juli klockan 12.00. 80 deltagare per klass tas ut. En rangordningslista med

Läs mer

2.1 Installation of driver using Internet Installation of driver from disk... 3

2.1 Installation of driver using Internet Installation of driver from disk... 3 &RQWHQW,QQHKnOO 0DQXDOÃ(QJOLVKÃ'HPRGULYHU )RUHZRUG Ã,QWURGXFWLRQ Ã,QVWDOOÃDQGÃXSGDWHÃGULYHU 2.1 Installation of driver using Internet... 3 2.2 Installation of driver from disk... 3 Ã&RQQHFWLQJÃWKHÃWHUPLQDOÃWRÃWKHÃ3/&ÃV\VWHP

Läs mer

Vågkraft. Verification of Numerical Field Model for Permanent Magnet Two Pole Motor. Centrum för förnybar elenergiomvandling

Vågkraft. Verification of Numerical Field Model for Permanent Magnet Two Pole Motor. Centrum för förnybar elenergiomvandling Vågkraft Verification of Numerical Field Model for Permanent Magnet Two Pole Motor. Avd. För 751 05 Uppsala, Sweden Introduction PhD-student Uppsala University Avd. För Field of Research: Electromagnetic

Läs mer

SVENSK STANDARD SS-EN ISO 19108:2005/AC:2015

SVENSK STANDARD SS-EN ISO 19108:2005/AC:2015 SVENSK STANDARD SS-EN ISO 19108:2005/AC:2015 Fastställd/Approved: 2015-07-23 Publicerad/Published: 2016-05-24 Utgåva/Edition: 1 Språk/Language: engelska/english ICS: 35.240.70 Geografisk information Modell

Läs mer

8 < x 1 + x 2 x 3 = 1, x 1 +2x 2 + x 4 = 0, x 1 +2x 3 + x 4 = 2. x 1 2x 12 1A är inverterbar, och bestäm i så fall dess invers.

8 < x 1 + x 2 x 3 = 1, x 1 +2x 2 + x 4 = 0, x 1 +2x 3 + x 4 = 2. x 1 2x 12 1A är inverterbar, och bestäm i så fall dess invers. MÄLARDALENS HÖGSKOLA Akademin för utbildning, kultur och kommunikation Avdelningen för tillämpad matematik Examinator: Erik Darpö TENTAMEN I MATEMATIK MAA150 Vektoralgebra TEN1 Datum: 9januari2015 Skrivtid:

Läs mer

STORSEMINARIET 3. Amplitud. frekvens. frekvens uppgift 9.4 (cylindriskt rör)

STORSEMINARIET 3. Amplitud. frekvens. frekvens uppgift 9.4 (cylindriskt rör) STORSEMINARIET 1 uppgift SS1.1 A 320 g block oscillates with an amplitude of 15 cm at the end of a spring, k =6Nm -1.Attimet = 0, the displacement x = 7.5 cm and the velocity is positive, v > 0. Write

Läs mer

HANTERING AV UPS CX

HANTERING AV UPS CX HANTERING AV UPS CX2100-0904 Hantering av UPS-modulen CX2100-0904. I WES7 och TwinCAT 2. Inställning av UPS:en i WES7 UPS:ens konfigurationsflik Inställningsmöjligheterna för hur UPS:en beter sig finns

Läs mer

The Arctic boundary layer

The Arctic boundary layer The Arctic boundary layer Interactions with the surface, and clouds, as learned from observations (and some modeling) Michael Tjernström Department of Meteorology & the Bert Bolin Center for Climate Research,

Läs mer

EXPERT SURVEY OF THE NEWS MEDIA

EXPERT SURVEY OF THE NEWS MEDIA EXPERT SURVEY OF THE NEWS MEDIA THE SHORENSTEIN CENTER ON THE PRESS, POLITICS & PUBLIC POLICY JOHN F. KENNEDY SCHOOL OF GOVERNMENT, HARVARD UNIVERSITY, CAMBRIDGE, MA 0238 PIPPA_NORRIS@HARVARD.EDU. FAX:

Läs mer

Kundfokus Kunden och kundens behov är centrala i alla våra projekt

Kundfokus Kunden och kundens behov är centrala i alla våra projekt D-Miljö AB bidrar till en renare miljö genom projekt där vi hjälper våra kunder att undersöka och sanera förorenad mark och förorenat grundvatten. Vi bistår dig som kund från projektets start till dess

Läs mer

Scalable Dynamic Analysis of Binary Code

Scalable Dynamic Analysis of Binary Code Linköping Studies in Science and Technology Dissertations, No. 1993 Ulf Kargén FACULTY OF SCIENCE AND ENGINEERING Linköping Studies in Science and Technology, Dissertations, No. 1993, 2019 Department of

Läs mer

Solutions to exam in SF1811 Optimization, June 3, 2014

Solutions to exam in SF1811 Optimization, June 3, 2014 Solutions to exam in SF1811 Optimization, June 3, 14 1.(a) The considered problem may be modelled as a minimum-cost network flow problem with six nodes F1, F, K1, K, K3, K4, here called 1,,3,4,5,6, and

Läs mer

Documentation SN 3102

Documentation SN 3102 This document has been created by AHDS History and is based on information supplied by the depositor /////////////////////////////////////////////////////////// THE EUROPEAN STATE FINANCE DATABASE (Director:

Läs mer

LUNDS TEKNISKA HÖGSKOLA Institutionen för Elektro- och Informationsteknik

LUNDS TEKNISKA HÖGSKOLA Institutionen för Elektro- och Informationsteknik LUNDS TEKNISKA HÖGSKOLA Institutionen för Elektro- och Informationsteknik SIGNALBEHANDLING I MULTIMEDIA, EITA50, LP4, 209 Inlämningsuppgift av 2, Assignment out of 2 Inlämningstid: Lämnas in senast kl

Läs mer

Methods to increase work-related activities within the curricula. S Nyberg and Pr U Edlund KTH SoTL 2017

Methods to increase work-related activities within the curricula. S Nyberg and Pr U Edlund KTH SoTL 2017 Methods to increase work-related activities within the curricula S Nyberg and Pr U Edlund KTH SoTL 2017 Aim of the project Increase Work-related Learning Inspire theachers Motivate students Understanding

Läs mer

IE1206 Embedded Electronics

IE1206 Embedded Electronics E1206 Embedded Electronics Le1 Le3 Le4 Le2 Ex1 Ex2 PC-block Documentation, Seriecom, Pulse sensor,, R, P, series and parallel KC1 LAB1 Pulse sensors, Menu program Start of program task Kirchhoffs laws

Läs mer

Introduktion ICAO-EASA.

Introduktion ICAO-EASA. Introduktion ICAO-EASA. SSP= State Safety Program ( krav på stater från ICAO) talar bl.a. om SPI. 1 Info om kommande SMS-krav för POA. Sverige har som medlemsland i ICAO åtagit sig att ta fram ett nationellt

Läs mer

Kursplan. FÖ3032 Redovisning och styrning av internationellt verksamma företag. 15 högskolepoäng, Avancerad nivå 1

Kursplan. FÖ3032 Redovisning och styrning av internationellt verksamma företag. 15 högskolepoäng, Avancerad nivå 1 Kursplan FÖ3032 Redovisning och styrning av internationellt verksamma företag 15 högskolepoäng, Avancerad nivå 1 Accounting and Control in Global Enterprises 15 Higher Education Credits *), Second Cycle

Läs mer

VHDL Basics. Component model Code model Entity Architecture Identifiers and objects Operations for relations. Bengt Oelmann -- copyright

VHDL Basics. Component model Code model Entity Architecture Identifiers and objects Operations for relations. Bengt Oelmann -- copyright BO 1 VHDL Basics Outline Component model Code model Entity Architecture Identifiers and objects Operations for relations Bengt Oelmann -- copyright 2002 1 Component model Model for describing components

Läs mer

INSTALLATION INSTRUCTIONS

INSTALLATION INSTRUCTIONS INSTALLATION - REEIVER INSTALLATION INSTRUTIONS RT0 RF WIRELESS ROOM THERMOSTAT AND REEIVER MOUNTING OF WALL MOUTING PLATE - Unscrew the screws under the - Pack contains... Installation - Receiver... Mounting

Läs mer

EVALUATION OF ADVANCED BIOSTATISTICS COURSE, part I

EVALUATION OF ADVANCED BIOSTATISTICS COURSE, part I UMEÅ UNIVERSITY Faculty of Medicine Spring 2012 EVALUATION OF ADVANCED BIOSTATISTICS COURSE, part I 1) Name of the course: Logistic regression 2) What is your postgraduate subject? Tidig reumatoid artrit

Läs mer

Examples on Analog Transmission

Examples on Analog Transmission Examples on Analog Transmission Figure 5.25 Types of analog-to-analog modulation Figure 5.26 Amplitude modulation Figure 5.29 Frequency modulation Modulation och demodulation Baudrate = antal symboler

Läs mer

Hur fattar samhället beslut när forskarna är oeniga?

Hur fattar samhället beslut när forskarna är oeniga? Hur fattar samhället beslut när forskarna är oeniga? Martin Peterson m.peterson@tue.nl www.martinpeterson.org Oenighet om vad? 1.Hårda vetenskapliga fakta? ( X observerades vid tid t ) 1.Den vetenskapliga

Läs mer

Institutionen för systemteknik

Institutionen för systemteknik Institutionen för systemteknik Department of Electrical Engineering Examensarbete REALIZATION OF CASCADE OF RESONATORS WITH DISTRBUTED FEED-BACK SIGMA-DELTA Examensarbete utfört i Elektroniksystem vid

Läs mer

Health café. Self help groups. Learning café. Focus on support to people with chronic diseases and their families

Health café. Self help groups. Learning café. Focus on support to people with chronic diseases and their families Health café Resources Meeting places Live library Storytellers Self help groups Heart s house Volunteers Health coaches Learning café Recovery Health café project Focus on support to people with chronic

Läs mer

3rd September 2014 Sonali Raut, CA, CISA DGM-Internal Audit, Voltas Ltd.

3rd September 2014 Sonali Raut, CA, CISA DGM-Internal Audit, Voltas Ltd. 3rd September 2014 Sonali Raut, CA, CISA DGM-Internal Audit, Voltas Ltd. Role and responsibility of Internal Audit Sharing of best practices Model of operation In conduct of audit assignment Other functions

Läs mer

EASA FTL (Flygarbetstid)

EASA FTL (Flygarbetstid) EASA FTL EASA FTL (Flygarbetstid) Ett urval av reglerna Christer Ullvetter Transportstyrelsen i Norrköping 1 Air taxi operation New definition Air taxi operation means, for the purpose of flight time and

Läs mer

A study of the performance

A study of the performance A study of the performance and utilization of the Swedish railway network Anders Lindfeldt Royal Institute of Technology 2011-02-03 Introduction The load on the railway network increases steadily, and

Läs mer

Make a speech. How to make the perfect speech. söndag 6 oktober 13

Make a speech. How to make the perfect speech. söndag 6 oktober 13 Make a speech How to make the perfect speech FOPPA FOPPA Finding FOPPA Finding Organizing FOPPA Finding Organizing Phrasing FOPPA Finding Organizing Phrasing Preparing FOPPA Finding Organizing Phrasing

Läs mer

Kursutvärderare: IT-kansliet/Christina Waller. General opinions: 1. What is your general feeling about the course? Antal svar: 17 Medelvärde: 2.

Kursutvärderare: IT-kansliet/Christina Waller. General opinions: 1. What is your general feeling about the course? Antal svar: 17 Medelvärde: 2. Kursvärdering - sammanställning Kurs: 2AD510 Objektorienterad programmering, 5p Antal reg: 75 Program: 2AD512 Objektorienterad programmering DV1, 4p Antal svar: 17 Period: Period 2 H04 Svarsfrekvens: 22%

Läs mer

SVENSK STANDARD SS :2010

SVENSK STANDARD SS :2010 SVENSK STANDARD SS 8760009:2010 Fastställd/Approved: 2010-03-22 Publicerad/Published: 2010-04-27 Utgåva/Edition: 2 Språk/Language: svenska/swedish ICS: 11.140 Sjukvårdstextil Sortering av undertrikå vid

Läs mer

Komponenter Removed Serviceable

Komponenter Removed Serviceable Komponenter Removed Serviceable Presentatör Jonas Gränge, Flygteknisk Inspektör Sjö- och luftfartsavdelningen Fartygs- och luftfartygsenheten Sektionen för Underhållsorganisationer 1 145.A.50(d): När en

Läs mer

OFTP2: Secure transfer over the Internet

OFTP2: Secure transfer over the Internet Presentation We are ready for OFTP2! OFTP2: Secure transfer over the Internet Productive, standardized and secure flow of information in the Product Lifecycle Management (PLM) by Nils Johansson, LTH &

Läs mer

Kurskod: TAIU06 MATEMATISK STATISTIK Provkod: TENA 15 August 2016, 8:00-12:00. English Version

Kurskod: TAIU06 MATEMATISK STATISTIK Provkod: TENA 15 August 2016, 8:00-12:00. English Version Kurskod: TAIU06 MATEMATISK STATISTIK Provkod: TENA 15 August 2016, 8:00-12:00 Examiner: Xiangfeng Yang (Tel: 070 0896661). Please answer in ENGLISH if you can. a. Allowed to use: a calculator, Formelsamling

Läs mer

Writing with context. Att skriva med sammanhang

Writing with context. Att skriva med sammanhang Writing with context Att skriva med sammanhang What makes a piece of writing easy and interesting to read? Discuss in pairs and write down one word (in English or Swedish) to express your opinion http://korta.nu/sust(answer

Läs mer

Institutionen för systemteknik

Institutionen för systemteknik Institutionen för systemteknik Department of Electrical Engineering Examensarbete Design of a Time-to-Digital Converter for an All-Digital Phase Locked Loop for the 2-GHz Band Examensarbete utfört i Elektroniksystem

Läs mer

Signatursida följer/signature page follows

Signatursida följer/signature page follows Styrelsens i Flexenclosure AB (publ) redogörelse enligt 13 kap. 6 och 14 kap. 8 aktiebolagslagen över förslaget till beslut om ökning av aktiekapitalet genom emission av aktier och emission av teckningsoptioner

Läs mer

1. Compute the following matrix: (2 p) 2. Compute the determinant of the following matrix: (2 p)

1. Compute the following matrix: (2 p) 2. Compute the determinant of the following matrix: (2 p) UMEÅ UNIVERSITY Department of Mathematics and Mathematical Statistics Pre-exam in mathematics Linear algebra 2012-02-07 1. Compute the following matrix: (2 p 3 1 2 3 2 2 7 ( 4 3 5 2 2. Compute the determinant

Läs mer

Institutionen för systemteknik

Institutionen för systemteknik Institutionen för systemteknik Department of Electrical Engineering Examensarbete Design of an all-digital, reconfigurable sigma-delta modulator Examensarbete utfört i Elektroniksystem vid Tekniska högskolan

Läs mer

Boiler with heatpump / Värmepumpsberedare

Boiler with heatpump / Värmepumpsberedare Boiler with heatpump / Värmepumpsberedare QUICK START GUIDE / SNABBSTART GUIDE More information and instruction videos on our homepage www.indol.se Mer information och instruktionsvideos på vår hemsida

Läs mer

Syns du, finns du? Examensarbete 15 hp kandidatnivå Medie- och kommunikationsvetenskap

Syns du, finns du? Examensarbete 15 hp kandidatnivå Medie- och kommunikationsvetenskap Examensarbete 15 hp kandidatnivå Medie- och kommunikationsvetenskap Syns du, finns du? - En studie över användningen av SEO, PPC och sociala medier som strategiska kommunikationsverktyg i svenska företag

Läs mer

Support for Artist Residencies

Support for Artist Residencies 1. Basic information 1.1. Name of the Artist-in-Residence centre 0/100 1.2. Name of the Residency Programme (if any) 0/100 1.3. Give a short description in English of the activities that the support is

Läs mer

Kurskod: TAMS28 MATEMATISK STATISTIK Provkod: TEN1 05 June 2017, 14:00-18:00. English Version

Kurskod: TAMS28 MATEMATISK STATISTIK Provkod: TEN1 05 June 2017, 14:00-18:00. English Version Kurskod: TAMS28 MATEMATISK STATISTIK Provkod: TEN1 5 June 217, 14:-18: Examiner: Zhenxia Liu (Tel: 7 89528). Please answer in ENGLISH if you can. a. You are allowed to use a calculator, the formula and

Läs mer